



|   |  |  |  |                          |                   |
|---|--|--|--|--------------------------|-------------------|
| Substitute for form 1449A/PTO<br><b>INFORMATION DISCLOSURE<br/>STATEMENT BY APPLICANT</b> |  |  |  | <i>Complete if Known</i> |                   |
|   |  |  |  | Application Number       | 10/750,075        |
| Sheet      2      of      2   |  |  |  | Filing Date              | December 31, 2003 |
|   |  |  |  | First Named Inventor     | Louis Lippincott  |
|   |  |  |  | Art Unit                 | 2614              |
|   |  |  |  | Examiner Name            | Unassigned        |
|   |  |  |  | Attorney Docket Number   | 42P17498          |

| NON PATENT LITERATURE DOCUMENTS |           |  |    |
|---------------------------------|-----------|--|----|
| Examiner Initials*              | Cite No.† | Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.  | T‡ |
| /CA/                            |           | PCT International Search Report, PCT/US2004/043669, Intel Corporation, 5/10/2005, 8 pages.   |    |
| /CA/                            |           | MOSHNYAGA, VASILY G., "An MSB Truncation Scheme for Low-Power Video Processors," Circuits and Systems, 1999. ISCAS '99. Proceedings of the 1999 IEEE International Symposium in Orlando, FL, USA, May 30 - June 2, 1999, IPiscataway, NJ, USA, IEEE, U.S. Vol. 4, 5/30/1999, pages 291-294, XP010341168, ISBN: 0-7803-5471-0.                  |    |
| /CA/                            |           | HE, ZHONG-LI, et al., "Low Power Motion Estimation Design Using Adaptive Pixel Truncation," Proceedings of the 1997 International Symposium on Low Power Electronics and Design, August 18, 1997, pages 167-172, XP002325680, California, USA.   |    |
| /CA/                            |           | SU, C.-L., et al., "Motion Estimation Using MSD-First Processing," IEE Proceedings: Circuits Devices and Systems, Institution of Electrical Engineers, Stevenage, GB, Vol. 150, No. 2, April 7, 2003, pages 124-133, XP006020012, ISSN: 1350-2409.   |    |
| /CA/                            |           | WUJIAN, ZHANG, et al., "A High -Throughput Systolic Array for Motion Estimation Using Adaptive Bit Resolution," ASIC, 2001. Proceedings. 4th International Conference on Oct. 23-25, 2001, Piscataway, NJ, USA, IEEE, October 23, 2001, pages 378-381, XP010576789, ISBN: 0-7803-6677-8.   |    |
| /CA/                            |           | POURREZA, H.R., et al., "Weighted Multiple Bit-Plane Matching, A Simple and Efficient Matching Criterion for Electronic Digital Image Stabilizer Application," Signal Processing, 2002 6th International Conference on Aug. 26-30, 2002, Piscataway, NJ, USA, IEEE, Vol. 2, August 26, 2002, pages 9576-960, XP010627688, ISBN: 0-7803-7488-6. |    |
|                                 |           |  |    |

|                    |                       |                 |            |
|--------------------|-----------------------|-----------------|------------|
| Examiner Signature | /Chikaodili Anyikire/ | Date Considered | 05/15/2007 |
|--------------------|-----------------------|-----------------|------------|

\*Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication.

†Applicant's unique citation designation number.‡Applicant is to place a check mark here if English language Translation is attached.

Based on PTO/SB/088 (08-03) as modified by Blakely, Solokoff, Taylor & Zefman (wtr) 08/11/2003.  
Send To: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450